

MOSS 5

MOSS_CAR_V2
00-41000-e1-0005

Testing and Characterization of Wafer-Scale MAPS Prototypes for the ALICE ITS3 Upgrade

Nicolas Tiltmann

on behalf of the ALICE Collaboration

CERN & University of Münster

*The 14th international "Hiroshima" Symposium on the Development and
Application of Semiconductor Tracking Detectors (HSTD-14)*

17.11.2025




Universität
Münster



Bundesministerium
für Bildung
und Forschung

ALICE's current innermost tracker:


- Inner Tracking System (ITS) based on custom Monolithic Active Pixel Sensor **ALPIDE**
- Installed: LHC LS2 (2019-2021)
- Instruments $\sim 10\text{m}^2$ in 7 layers
- Strong interest in low-momentum particles in ALICE



[doi:10.1088/0954-3899/41/8/087002](https://doi.org/10.1088/0954-3899/41/8/087002)

ALICE's current innermost tracker:


- Inner Tracking System (ITS) based on custom Monolithic Active Pixel Sensor **ALPIDE**
- Installed: LHC LS2 (2019-2021)
- Instruments $\sim 10\text{m}^2$ in 7 layers
- Strong interest in low-momentum particles in ALICE



[doi:10.1088/0954-3899/41/8/087002](https://doi.org/10.1088/0954-3899/41/8/087002)

Can we build a detector even thinner and closer to interaction point?

Detector Concept




[doi:10.1088/0954-3899/41/8/087002](https://doi.org/10.1088/0954-3899/41/8/087002)

Upcoming Upgrade
LHC LS3 (2026-2030)


- Key Facts**
- Avg. **0.09% X/X_0** per layer (including supports)
 - 50 μ m silicon thickness
 - Layer 0 at 19mm from interaction point
 - 20.8 μ m x 22.8 μ m pixel pitch
 - TID: 400krad
 - NIEL: $4 \cdot 10^{12}$ 1MeV n_{eq} cm $^{-2}$

≈ 26 cm



Detector Concept


How to actually fabricate a wafer-sized chip?



Detector Concept

How to actually fabricate a wafer-sized chip?



- Single chip size limited by reticle size (ca. 30mm x 20mm)
- **Stitching!**



Detector Concept

How to actually fabricate a wafer-sized chip?



- Single chip size limited by reticle size (ca. 30mm x 20mm)
- **Stitching!**
 1. Reticle connects to neighbours



Detector Concept

How to actually fabricate a wafer-sized chip?



- Single chip size limited by reticle size (ca. 30mm x 20mm)
- **Stitching!**
 1. Reticle connects to neighbours
 2. Repeat reticles
→ *Repeated Sensor Unit (RSU)*



Detector Concept

How to actually fabricate a wafer-sized chip?

- Single chip size limited by reticle size (ca. 30mm x 20mm)
- **Stitching!**
 1. Reticle connects to neighbours
 2. Repeat reticles
→ *Repeated Sensor Unit (RSU)*
 3. Separate reticle designs for end caps




R&D towards ITS3

Process: **TPSCo. 65nm CIS**

Recent submission: 2 major test structures


- **MOSS**
 - 10x **RSU** + 2x **end cap** (left: LEC + right: REC)



Process: **TPSCo. 65nm CIS**

Recent submission: 2 major test structures

- **MOSS**
 - 10x **RSU** + 2x **end cap** (left: LEC + right: REC)
- **MOST**
 - 10x **RSU** + 2x **end cap**




R&D towards ITS3

Process: **TPSCo. 65nm CIS**

Recent submission: 2 major test structures

- **MOSS**
 - 10x **RSU** + 2x **end cap** (left: LEC + right: REC)
- **MOST**
 - 10x **RSU** + 2x **end cap**
- Plenty **BabyMOSS** and **BabyMOST** with **single** RSU + 2x end cap



MOSS and MOST



	MOSS <i>Monolithic Stitched Sensor</i>	MOST <i>Monolithic stitched Sensor with Timing</i>
Length	259mm	
Width	14mm	2.5mm
Layout	10x repeated unit (RSU) + 1x left endcap + 1x right endcap	
Pixel Pitch	22.5μm & 18.0μm in upper/lower half	18.5μm
Integration Density	Lower	Higher
Powering	Separate power nets per half RSU	Global power nets with switches to detach groups of ≈ 300 px
Diode Biasing	Negative voltage to substrate	Shift up front-end by positive voltage
Readout	In-pixel hit latch	Asynchronous with ToT

List not exhaustive...

Powering Yield




- Difficulty: Selection of sensors only possible on full wafer level
 - High yield crucial!
- MOSS: **120 chips** from 20 wafers

- Difficulty: Selection of sensors only possible on full wafer level
 - High yield crucial!
- MOSS: **120 chips** from 20 wafers
- Procedure:
 1. **Impedance** measurement
 2. **Power-ramp** under thermal camera
 3. **Impedance** measurement
- Impedance measurement to detect cross-net shorts (i.e. AVDD to DVSS, ...)

Powering Yield

Observations:

- Thermal hotspots during ramp




Thermal
camera image
of one RSU


Powering Yield

Observations:

- Thermal hotspots during ramp
- Sometimes strongly increased current during ramp
- If current transient $\rightarrow$ Impedance changes
- Thermal hotspots correlate spatially with power grid



Thermal
camera image
of one RSU



Example of a
transient current

Powering Yield




- Hypotheses:
 - Shorts in power grid
 - Shorts can burn through

Powering Yield




- Hypotheses:
 - Shorts in power grid
 - Shorts can burn through
- **<5% with persistent shorts**
- OK-I and OK-II efficient in beam!



Powering Yield




- MOST: Chips can be powered **globally only**
- Number of **not working chips** is naturally much higher than number of **not working regions**
 - For final comparison: Need to normalize by number of possible failure spots



MOSS

Based on
1620 half
RSU



MOST

Based on
66 full
chips


Powering Yield



- MOST: Chips can be powered **globally only**
- Number of **not working chips** is naturally much higher than number of **not working regions**


→ For normal failure

Close interaction with foundry
→ Issue understood and will be mitigated



MOSS

Based on
1620 half
RSU




MOST

Based on
66 full
chips

Functional Testing




- **MOSS: 82 chips from 14 wafers**
- Region: $(256\text{px})^2$ or $(320\text{px})^2$
- Powering heavily affected by shorts in power grid



Functional Testing




- **MOSS: 82 chips from 14 wafers**
- Region: $(256\text{px})^2$ or $(320\text{px})^2$
- Powering heavily affected by shorts in power grid



Functional Testing




- **MOSS: 82 chips from 14 wafers**
- Region: $(256\text{px})^2$ or $(320\text{px})^2$
- Powering heavily affected by shorts in power grid



Functional Testing




- **MOSS: 82 chips from 14 wafers**
- Region: $(256\text{px})^2$ or $(320\text{px})^2$
- Powering heavily affected by shorts in power grid



Functional Testing




- MOSS: **82 chips from 14 wafers**
- Region: $(256\text{px})^2$ or $(320\text{px})^2$
- Powering heavily affected by shorts in power grid



Functional Testing




- **MOSS: 82 chips from 14 wafers**
- Region: $(256\text{px})^2$ or $(320\text{px})^2$
- Powering heavily affected by shorts in power grid
- Some failure modes are **specific to the MOSS readout architecture**
 - Simplified architecture for prototype
 - Will be different in final chip



Functional Testing




- MOSS: **82 chips from 14 wafers**
- Region: $(256\text{px})^2$ or $(320\text{px})^2$
- Powering heavily affected by shorts in power grid
- Some failure modes are **specific to the MOSS readout architecture**
 - Simplified architecture for prototype
 - Will be different in final chip




Fe55 Spectra

MOSS



Energy Resolution
 $(7.3 \pm 0.2)\%$

MOST




Energy Resolution
 $(7.7 \pm 0.2)\%$

Fe55 Spectra


MOSS

MOSS

Prototypes not designed for energy measurements, but can be also used for this purpose




Energy Resolution
(7.3 ± 0.2)%



Energy Resolution
(7.7 ± 0.2)%

Fe55 Spectra




Testbeam Results

MOSS



Universität
Münster




Testbeam Results

MOSS




Universität
Münster



- Previous designs: Diode biased by **negative voltage**


Former Designs
(i.e. MOSS, ...)




Front-End Shift

- Previous designs: Diode biased by **negative voltage**
- MOST: Alternative diode biasing scheme
 - **FE is shifted up** by V_S
 - Upper rail of FE (AVDD) also needs to increase
 - Switching back to regular domain in discriminator

Former Designs
(i.e. MOSS, ...)




MOST





Front-End Shift

- Previous designs: Diode biased by **negative voltage**
- MOST: Alternative diode biasing scheme
 - **FE is shifted up** by V_S
 - Upper rail of FE (AVDD) also needs to increase
 - Switching back to regular domain in discriminator
- Applying “effective back-bias” decreases threshold
 - **Works as expected!**

Former Designs
(i.e. MOSS, ...)




MOST



Power Gating



- Analog: 1x switch per 4 rows (256 px)
- Digital: 1x switch per 352 px
- Uniform increase in current consumption, no jumps




Upcoming chip: **MOSAIX**

- Tapeout in July this year
- Full-size fully functional prototype of ITS3 sensor chip


Currently:

- Preparation of test system
Hardware, software, firmware
- Validation of all components
(incl. software!) with model of
MOSAIX ASIC on FPGA:
MOSAIX *Emulator*




Outlook

Allow testing of **full-scale prototype** including bending



3-5 Segments



**Mockup of ITS3 half
barrel
(here: dummy wafers)**

- Issue in power grid observed
 - **Different power grid design** in next (recent) submission
- Overall **yield in line for ITS3**, when disregarding certain issues related to prototype readout architecture
 - Next chip will have different (final) readout architecture
 - **98%** + possibly more, when employing power gating
- Smaller and larger pixel pitch both show **substantial operational margin for ITS3 radiation levels**
 - TID: 400krad
 - NIEL: $4 \cdot 10^{12}$ 1MeV n_{eq} cm⁻²
- Very successful Engineering Run!
 - Stay tuned for MOSAIX...

MOSS 5

MOSS_CAR_V2
00-41000-e1-0005

Backup



ALICE





Universität
Münster



Bundesministerium
für Bildung
und Forschung


Detector Concept

ALICE: Strong interest in low momentum particle reconstruction



Detector Concept

- Bend silicon wafer to **half cylinders**
 - Detector size limited by wafer size
- ITS2: 180nm process using 200mm wafers
 - Too small
- Switch to **65nm process with 300mm wafers**
 - “Bonus”: Smaller feature size → tighter integration



[doi:10.1016/j.nima.2021.166280](https://doi.org/10.1016/j.nima.2021.166280)

Testbeam with
bent ALPIDE Chip
(ITS2)

Universität
Münster

-
- The diagram illustrates the components of an ITS2 Stave assembly. A central 3D model shows a stave with a black frame, a blue cold plate, and a green flex PCB. Red arrows point to various components, each of which is crossed out with a large black 'X', indicating they are not used in the ITS2 Stave design:
- Carbon Frame**: A red arrow pointing to the black frame of the stave.
 - Water Cooling**: A red arrow pointing to a red pipe on the right side of the stave.
 - Cold Plate**: A red arrow pointing to the blue cold plate on the left side of the stave.
 - Si Chips**: A red arrow pointing to a blue rectangular chip on the right side of the stave.
 - Glue Dots**: A red arrow pointing to a red dot on the green flex PCB.
 - Flex PCB**: A red arrow pointing to the green flex PCB on the left side of the stave.
- The text **ITS2 Stave** is displayed in a red box at the bottom center of the diagram.

R&D towards ITS3



Universität
Münster

Key R&D challenges:

Verify efficiency of
sensors in TPSCo.
65nm technology

✓ Done with chips from
first submission (MLR1)




Demonstrate operation
of bent silicon sensors

✓ Done with bent
ALPIDE (ITS2) and
MLR1 chips


Demonstrate stitching

➔ Done with chips from
second submission
(ER1)

➔ Next slides!



doi:10.1016/j.nima.2021.166280



arXiv:2407.18528
doi:10.1016/j.nima.
2023.168589
doi:10.1016/j.nima.
2024.169896

➔ Lead to completion of
Technical Design Report
(TDR!)
CERN-LHCC-2024-003

17.11.2025


Nicolas Tiltmann - nicolas.tiltmann@cern.ch

46

Ideas to save material:



- Lower power consumption → **No water cooling**
- Integrate power and readout lines into chip → **No PCB**
- Bend silicon → Intrinsic stability → **No mechanical support**

Can this be implemented in a single chip?





Test System Lab Tests

- Commercial FPGA boards
- Custom Proximity Board with ADC, DAC, ...



Ongoing R&D

- Power is distributed by metal strips on-chip
- Voltage drop scales...
 - ...quadratically with distance
 - ...linearly with power density
- Power chip from both endcaps!
- Keep power density low!
 - Max. $\approx 40 \text{ mWcm}^{-2}$ in matrix for 0.2V voltage drop



(n.b. this already includes modified (thicker) metal stack for ER2/MOSAIX)


[ITS3 TDR \[CERN-LHCC-2024-003\]](#)

Testbeam Results




Universität
Münster


- Extensive effort of in-beam characterization
 - 16 weeks of beam time in 2024 and 2025
- Degradation of efficiency after NIEL
- Degradation of FHR after TID
- Still **sufficient operational margin at ITS3 rad. Levels!**



Testbeam Results







Testbeam Results




Ongoing R&D

- Low power density also needed for air cooling
- Breadboard model for thermal characterization
 - Copper heating traces on silicon in polyimide
 - Validates simulation model
- Detailed simulation
 - Advanced model: Additional periphery in z-direction
 - **Temperature variation can be kept <5K** for different power densities




Bent ALPIDE





Power Gating

- Analog: 1x switch per 4 rows (256 px)
- Digital: 1x switch per 352 px
- Uniform increase in current consumption, no jumps



Power Gating

- Analog: 1x switch per 4 rows (256 px)
- Digital: 1x switch per 352 px
- Uniform increase in current consumption, no jumps





Threshold scan of 22 rows:

- a) Rows 8-11 **masked**
(front-end digital output not propagated)
- b) Rows 8-11 **off** (analog front-end not powered)

Power Gating

- Analog: 1x switch per 4 rows (256 px)
- Digital: 1x switch per 352 px
- Uniform increase in current consumption
no jumps

Power gating can be used to recover from shorts in the pixel matrix. Turning of a part does not influence threshold of neighbouring pixels




- Threshold scan of 22 rows:
- a) Rows 8-11 **masked**
(front-end digital output not propagated)
 - b) Rows 8-11 **off** (analog front-end not powered)

On-Chip Data

MOST: Verification of data transmission across **long on-chip lines**

- **Pulsing** and **readout** of pixel in different stitches
- Propagation delay (**pulsing** + **readout**) approx. 300 ns
 - Caused by buffering on chip
- Signal integrity maintained!



On-Chip Data

MOST



MOST: Verification of data transmission across **long on-chip lines**

- Pulsing and readout in different sections
- Propagation + readout applied
 - Caused by
- Signal integrity maintained!

Data transmission works
a) on-chip
b) with $\approx 1\text{Gbit/s}$
c) along $\approx 25\text{cm}$
d) across 10 stitch boundaries

