

Measurement of Threshold Voltages in PTP Structures and Estimation of P-stop Densities Across an ATLAS18 Silicon Strip Sensor Wafer Using TCAD Simulations

Y. Unno^{a,*}, P.S. Miyagawa^a, A. Awais^a, E. Bach^a, G.A. Beck^a, A.J. Bevan^a, Z. Chen^a, I. Dawson^a, V. Fadeyev^a, P. Federicova^a, J. Kozakova^a, J. Kroll^a, R.R. Marcelo Gregorio^{a,1}, M. Mikesikova^a, M. Ullan^a, S.C. Zenz^a

^aInstituto de Microelectrónica de Barcelona (IMB-CNM), CSIC, Campus UAB-Bellaterra, 08193 Barcelona, Spain

^bInstitute of Particle and Nuclear Study, High Energy Accelerator Research Organization (KEK), 1-1 Oho, Tsukuba, Ibaraki 305-0801, Japan

^cInstitute of Physics, Academy of Sciences of the Czech Republic, Na Slovance 2, 18221 Prague 8, Czech Republic

^dSanta Cruz Institute for Particle Physics (SCIPP), University of California, Santa Cruz, CA 95064, USA

^eParticle Physics Research Centre, Queen Mary University of London, G.O. Jones Building, Mile End Road, London E1 4NS, United Kingdom



Abstract – A total of 24,010 AC-coupled silicon strip sensors, consisting of n-type strips in p-type silicon and referred to as ATLAS18, are currently in production for installation in the upgraded ATLAS Inner Tracker (ITK). In n-in-p strip sensors, a dense p-type region (e.g., p-stop implant) is essential for electrically isolating the n-type strips from a conductive inversion layer between the strips, caused by positive interface charges.

The punch-through protection (PTP) structure is implemented at one end of each strip to protect the AC-coupling capacitor in the event of large currents flowing into the strips.

During quality assurance (QA) testing, we occasionally observed a deviation in the threshold voltage (V_{PT}) of the PTP structure in the test chips located at a corner of the wafer perimeter, with a shift of four standard deviations or more below the mean.

To evaluate the variation of V_{PT} across a wafer, we selected two main sensors, each processed in a different furnace, where V_{PT} measurements in the QA test chips were still near the mean value. One sensor exhibited a flat distribution of V_{PT} measurements, while the other showed a non-uniform, parabolic distribution, with a shift of four standard deviations toward the wafer edge.

TCAD simulations were used to analyse V_{PT} as a function of p-stop density, confirming that the V_{PT} correlates well with the p-stop density. By setting the nominal p-stop density ($4 \times 10^{12} \text{ cm}^{-2}$) to correspond to the mean V_{PT} value, the p-stop density at the wafer edge, which is four standard deviations away from the mean, is estimated to be approximately half ($2 \times 10^{12} \text{ cm}^{-2}$). A p-stop density of $2 \times 10^{12} \text{ cm}^{-2}$ should still be sufficient to ensure isolation, even after irradiation, and in the presence of interface charges as high as $1 \times 10^{12} \text{ cm}^{-2}$.

Introduction – A total of 24,010 AC-coupled silicon strip sensors are currently in production, consisting of n-type strips in p-type silicon, referred to as ATLAS18, for installation [1, 788 sensors] in the outer layer of the upgraded ATLAS Inner Tracker (ITK) [1].

In n-in-p strip sensors, a dense p-type region (e.g., p-stop implant) is essential for electrically isolating the n-type strips from a conductive inversion layer in the surface of silicon between the strips, which is caused by positive interface charges.

A punch-through protection (PTP) structure, a narrow gap between the strip and the bias rail implants, is implemented at one end of each strip to protect the AC-coupling capacitor in the event of large currents flowing into the strip. The PTP structure creates a current flow channel between the strip and the bias rail implants despite the presence of the p-stop implant, in parallel with the bias resistor. A trace of bias resistor is designed to overlap the PTP region, functioning as a gate and ensuring a low PTP threshold voltage and fast turn-on [2].

During quality assurance (QA) testing, we occasionally observed² in the QA test chips that the threshold voltage (V_{PT}) of PTP structure deviated by approximately 4 times the standard deviations (sigma) below the mean, where $V_{PT}(QA)$ for those within acceptance limits is $\sim 15 \text{ V}$ (mean) and $\sim 0.8 \text{ V}$ (sigma). The QA test chips are located at the corner of the perimeter of the 6-inch wafer.

To evaluate the V_{PT} variation across a wafer, we measured the strips in the main sensors. The main sensor is designed with approximately 1,280 strips, each having a typical strip pitch of 75 μm and containing either 2 or 4 segments per strip.

We used TCAD simulations to analyze the dependence of V_{PT} on p-stop density and other factors.

Variation of V_{PT} across a wafer – We selected two main sensors, each processed with a different furnace, and measured the V_{PT} of the strips to probe the variation across the wafer. In this setup, segments 1 (Seg 1) and 4 represent the PTP structure at the ends of the sensor, while segment 2 represents the middle.

VPA53553-W03492, processed with furnace B, showed flat V_{PT} distributions. VPA50932-W03132, processed with furnace A, showed non-uniform, parabolic V_{PT} distributions across the wafer, with V_{PT} approximately 4 standard deviations below the mean toward the edge in segment 2.

The measured V_{PT} of the QA test chips of these wafers (in the red circle) were still near the mean value, $\sim 15 \text{ V}$.




Fig. 1 Wafer layout of the barrel sensor, short-strip type (SS). Strips are arranged vertically, and consist of 4 segments. QA testchips are circled along the orange line, one set per wafer, indicated by a blue circle [1].




Fig. 2 Punch-Through Protection structure (PTP) at the end of the strip [2]




Fig. 3 Trend plot of V_{PT} over the course of production [5]. The acceptance limits are between 12 V and 18 V for the lower and upper bounds, respectively.




Fig. 4 V_{PT} measurements obtained by sampling strips across the wafer, with furnace B (top) and A (bottom).

TCAD model of the PTP structure – We used the TCAD 3D device simulator, HyDeLEOS Ver. 8.5k [3]. The PTP structure is implemented in 2D geometry (Fig. 5) with the major parameters used in the simulations listed in Table 1.

Table 1. Major parameters of PTP structure in TCAD simulations

Silicon bulk: p-type, 3 $\text{K}\Omega\text{cm}$, 320 μm
n-strip ($N_{\text{sub}1}$): n ⁺⁺ implant
Bias rail ($N_{\text{sub}2}$): n ⁺⁺ implant
Bias voltages: 0 V to the bias rail, -400 V applied to the backplane
Bias resistor:
- Al (partially high resistivity, equivalent to PolySi)
- 1.5 M Ω resistance (R_b)
- The trace of the bias resistor functions as a gate to the PTP structure
Oxide thickness (t_{SiO_2}): 0.15 μm
Oxide-silicon interface charge: $8 \times 10^{10} \text{ cm}^{-2}$
p-stop (N_{Pstop}): p ⁺⁺ implant: $\sim 6 \mu\text{m}$
- nominal surface density: $4 \times 10^{12} \text{ cm}^{-2}$
PTP gap (g_{PTP}): $\sim 7 \mu\text{m}$ each

Fig. 5 PTP structure implemented in TCAD (top), and the graphical display of doping densities (bottom), both not to scale.

PTP structure resistance – The current flow between the bias rail ($N_{\text{sub}2}$) and the strip implant ($N_{\text{sub}1}$) was simulated by varying the strip implant potential (V_{strip}), while keeping the bias rail potential at 0 V and the backplane at 400 V.

The PTP resistance was defined as $R_{PT} = I_{\text{strip}} / V_{\text{strip}}$. R_{PT} is shown as a function of V_{strip} (Fig. 6). The threshold voltage for PTP turn-on (V_{PT}) is defined as the strip potential at which R_{PT} is half of the bias resistance ($1/2 R_b = 0.75 \text{ M}\Omega$).

In the simulation, V_{strip} had a negative potential. When expressing V_{PT} , we take the absolute value.




Fig. 6 PTP structure resistance (R_{PT}) as a function of strip potential V_{strip} , with variations in p-stop density.

The turn-on condition is visualized in the electron density. For a p-stop density of $4 \times 10^{12} \text{ cm}^{-2}$ at $V_{\text{strip}} = -1 \text{ V}$, it is not visible, while at -16 V a thin inversion layer becomes visible at the surface, connecting the strip and bias rail implants across the p-stop area (Fig. 7).

Correlation between p-stop density and V_{PT} – From the plot (Fig. 6), V_{PT} is obtained for p-stop densities ranging from 4×10^{12} to $6 \times 10^{11} \text{ cm}^{-2}$ (Fig. 8). The p-stop density correlates exponentially with V_{PT} .

If the p-stop density $4 \times 10^{12} \text{ cm}^{-2}$ is scaled to $V_{PT} \sim 16 \text{ V}$, $V_{PT} \sim 12 \text{ V}$ corresponds to a p-stop density of approximately $2 \times 10^{12} \text{ cm}^{-2}$. The corresponding p-stop density is shown on the second axis in Fig. 4. Typical correlation values are listed in Table 2.




Fig. 8 Correlation between p-stop density and PTP threshold voltage (V_{PT}).

Oxide thickness – Oxide thickness beneath the bias resistor is another factor that affects V_{PT} , as the potential difference between the resistor and the p-stop functions as a gate. The dependence of R_{PT} on the oxide thickness was simulated (Fig. 9). V_{PT} shows a linear correlation with the oxide thickness (Fig. 10).

In the process, the variation in oxide thickness is estimated to be small, approximately $0.15 \pm 0.004 \mu\text{m}$, based on the variation in AC coupling capacitance (Fig. 11). The oxide thickness is not expected to be a major contributor to the variation in V_{PT} . Additionally, the p-stop density is independent of the oxide thickness.




Fig. 11 Trend plot of AC coupling capacitance of strips (C_{coupl}) over the course of production [5].

Radiation damage effect – Irradiation with γ rays, charged particles, and neutral particles induces radiation damage in the PTP structure, such as an increase in the interface charge at the oxide-silicon interface and the space charge in the silicon bulk.

The dependence of R_{PT} on the interface charge was simulated for a p-stop density of $2 \times 10^{12} \text{ cm}^{-2}$ (Fig. 12). V_{PT} shows linear correlation with the interface charge. Isolation in the PTP structure is lost when the interface charge exceeds $1 \times 10^{12} \text{ cm}^{-2}$.

An increase in the space charge from $4 \times 10^{12} \text{ cm}^{-3}$ (non-irradiated) to $2.2 \times 10^{13} \text{ cm}^{-3}$ (after a fluence of $1 \times 10^{15} \text{ neq/cm}^2$) leads to an increase in V_{PT} by 3 V under a bias voltage of 400 V (Fig. 13). This increase is due to a stronger electric field caused by the larger space charge. The difference is equivalent to a reduction in the interface charge of $\sim 5 \times 10^{11} \text{ cm}^{-2}$.

Conclusion – We observed rare but occasional deviations in the threshold voltage (V_{PT}) of the punch-through protection (PTP) structure in test chips during quality assurance (QA) process of the ATLAS18 strip sensor production.

Of the two main sensors selected, each processed in a different furnace, one sensor exhibited a flat distribution across the wafer, while the other showed a non-uniform, parabolic distribution with a four-standard-deviation shift toward the wafer edge.

TCAD simulations confirm that V_{PT} correlates well with the p-stop density. By setting the nominal p-stop density ($4 \times 10^{12} \text{ cm}^{-2}$) to correspond to the mean V_{PT} value ($\sim 16 \text{ V}$), the p-stop density at the wafer edge, four standard deviations away from the mean, is estimated to be approximately half ($\sim 2 \times 10^{12} \text{ cm}^{-2}$).

The low value of $2 \times 10^{12} \text{ cm}^{-2}$ should still be sufficient to ensure strip isolation, even after radiation damage, and in the presence of oxide-silicon interface charges with densities as high as $1 \times 10^{12} \text{ cm}^{-2}$.

Acknowledgements

We gratefully acknowledge Y. Abo, M. Metzger, and the HPK team for their close communication during the production of ATLAS18 strip sensors. This work was supported by the European Structural and Investment Funds and the Ministry of Education, Youth and Sports of the Czech Republic via projects LM2023040 CERN-CZ and FORTÉ - CZ.02.01.01.0002_008/00/04/6:32 in Czechia, the Spanish R&D grant PID2021-126372GB-I00, funded by MICIU/AEI/10.13039/501100011033 and by ERDFEU in Spain, STFC grants STW0004741, STS00095X1, STX0014311, ST/R00241X1 in UK, and the US Department of Energy, grant DE-SC0010107, in USA.

References

- [1] Y. Unno et al., "Specifications and pre-production of n-in-p large-format strip sensors fabricated in 6-inch silicon wafers, ATLAS18, for the Inner Tracker of the ATLAS Detector for High-Luminosity Large Hadron Collider," JINST 18, no.03, T03008 (2023), <https://doi.org/10.1088/1748-0221/18/03/T03008>
- [2] Y. Unno, et al., "ATLAS18-A large-format prototype silicon strip sensor for long-strip barrel section of ATLAS ITK strip detector," Nucl. Instrum. Meth. A 989, 164928 (2021), <https://doi.org/10.1016/j.nima.2020.164928>; Y. Unno, et al., "Development of n-in-p large-area silicon microstrip sensors for very high radiation environments - ATLAS12 design and initial results," Nucl. Instrum. Meth. A 765, 80-90 (2014), <https://doi.org/10.1016/j.nima.2014.06.086>; M. Mikesikova, et al., "Study of surface properties of ATLAS18 strip sensors and their radiation resistance," Nucl. Instrum. Meth. A 831, 197-206 (2016), <https://doi.org/10.1016/j.nima.2016.03.056>
- [3] Keio University, TCAD R&D Center (TRDEC), "HyDeLEOS Ver. 8.5k User's manual", 2019
- [4] Y. Unno, et al., "Analysis of MOS capacitor with p-layer with TCAD simulation", Nucl. Instrum. Meth. A 1064, 170045 (2024), <https://doi.org/10.1016/j.nima.2024.170045>
- [5] E. Bach, et al., "Analysis of the quality assurance results from the initial part of production of the ATLAS18 ITK strip sensors," Nucl. Instrum. Meth. A 1064, 169435 (2024), <https://doi.org/10.1016/j.nima.2024.169435>; R. Orr, et al., "Quality Assurance during production of the ATLAS18 ITK strip sensors", presented in this conference

*Corresponding author (e-mail: yoshinobu.unno@kek.jp)

¹Current address: Department of Nuclear Physics & Accelerator Applications, The Australian National University, Canberra ACT 2600, Australia

²A decrease in p-stop density was observed in the MOS capacitor test structure with the p-layer during production [4].