











# TCAD Optimization and Validation of MAPS with Internal Low-Gain Amplification



Hasan SHAMAS / IPHC
On behalf of the **APICS** project group

The 14th international "Hiroshima" Symposium on the Development and Application of Semiconductor Tracking Detectors (HSTD-14)

Université

de Strasbourg

November 16 –21, 2025



# **Outline**

#### 1. Motivation & Objectives

- Overview of CPS projects
- Why internal amplification is needed



### 2. Methodology-Initial step


- CERN prototypes (Measurements & Simulations)
- 3. Simulated Structure & Electrical Characterization
- 4. Chip Submission
- 5. Conclusion & Future Work

# Motivation-CMOS Pixel Sensors (CPS) in Particle Detection

CPS are devices for charged particle or light detection where sensor and readout electronics are implemented in single chip

#### Main Advantages:

- Low material budget (<1 % X0/layer)</li>
- **High granularity**, enabling excellent **spatial resolution** (<10 µm)
- Low fabrication cost
- Fast evolution of the CMOS technology provided by the industry




Widely used in:

Vertex and tracking detectors (ALICE ITS2, CBM, Belle II, etc..)






X-ray radiography and Industrial applications




# **Motivation-Overview of CPS Projects**

Project	Year	Technology	Pitch	Spatial Res.	Time Res.	Power dissipation	Application
MIMOSIS	2025	TJ180 nm	~28 um	~5 µm	~5 µs	<100 mW/cm <sup>2</sup>	Vertex detector (CBM)
OBELIX	2027	TJ180 nm	~30 um	~15 µm	~100 ns	<200 mW/cm²	Tracking/counting (Belle II)
MOSAIX	2026	TPSCO 65 nm	~22 um	~4 um	~5 us	<40 mW/cm²	ALICE ITS3
OCTOPUS	2028	TPSCO 65 nm	<20 um	~3 um	~5 ns	<50 mW/cm <sup>2</sup>	FCCee collider
TRACKER	2028	TPSCO 65 nm	~25 um	~10 um	~100 ps	TBD	FCCee collider

Applications are becoming more demanding — driving the need for advanced CPS designs that require:




# Motivation-Technological Constraints in Advanced CPS Design



# Internal Amplification as the Solution

• In-silicon amplification => no need for electronic amplifier



Gain layer inside the pixel amplifies signal ~x 30

Detection efficiency > 99%: 100-200 e- (corresponds to 10 mV of an analog amplifier) For discriminator we need ~300 mV

# APICS (Impact Amplification with CMOS Pixel Sensor): Challenges and Benefits

#### Challenges to achieve

#### green: in general, red: in particular for APICS/:

- Controlled gain O(~10)
- 2. Charge collection efficiency (required nearly 100%)
- 3. Stability (temperature, power)
- 4. Low dark count rate, low noise
- 5. Radiation tolerance
- 6. Gain uniformity over pixels
- 7. Integrating to MAPS: fit high voltage device in CMOS circuit

#### Advantages/benefits:

- 1. No FE: smaller pitch -> better spatial resolution
- 2. Lower power consumption -> more digital processing
- 3. Faster response: usually FE slope ~ 10ns, without FE can be <1ns

For some applications (picoseconds timing) may be the only way to go...

## **Simulation Procedure**


- 1. Build 3D mesh with general doping profiles
- 2. Variate bias voltage (V) for DC and AC analysis:
  - $\checkmark$  and obtain  $\underline{I(V)}$  curve
  - $\checkmark$  determine sensor <u>capacitance C(V)</u>
- 3. For each bias voltage->Transient analysis: I(time) in response to m.i.p., collected charge  $Q(V) = \int I(time)$

✓ m.i.p. track is perpendicular to sensor and strikes at several fixed positions: center, corner, side and intermediate —



TCAD: Sentaurus structure/mesh editor and device simulator













Gain (V) =  $\frac{Q(generated \ by \ m.i.p. \ and \ could \ be \ potentially \ collected \ by \ the \ pixel)}{Q(generated \ by \ m.i.p. \ and \ could \ be \ potentially \ collected \ by \ the \ pixel)}$ 



the measure of multiplication, at low voltages ~=1

$$Signal(V) = \frac{Q(V)}{C(V)}$$



real voltage signal at sensing node for m.p.v. of m.i.p. particle

From m.i.p. particle and taking into account of charge sharing and multiplication

# Methodology & Initial step


R&D Steps: Simulations, design/fabrication, tests

#### Prototypes from CERN – 2024 (DRD3 CASSIA Project)

Large pitch ~ 80 μm

# NMOS PMOS NWELL COLLECTION ELECTRODE PWELL NWELL DEEP PWELL LOW DOSE N-TYPE IMPLANT GAIN LAYER P EPITAXIAL LAYER P SUBSTRATE

#### **Generic doping profiles**





#### Comparison between TCAD simulations and CERN laser measurement data

# CASSIA structures validate our approach and now we extend the TCAD simulations to smaller pitch designs, selecting 15 um to match the requirements of most targeted experiments


## **APICS** simulated structures with TCAD


#### Structure 1







#### Structure 2





#### Considerations for geometry:





3. Compatibility with technology and design rules (180 nm) – makes some combinations not possible


#### Gain layer options:


**changing depth of doping profile ->**No info on exact doping: the expected closest options are: Structure 1(GL1) and Structure 2(GL3)

# Results for DC/AC simulation I-V, C-V curves

- ✓ For diode without gain typical leakage current <1pA, so the FE circuit should compensate it
- ✓ In case of APD, the current limit can be relaxed: we do not have FE, but dedicated compensation circuit, so we accept < 1nA, which happens nearly at breakdown

- ✓ Typical diode capacitance at low voltage <4fF and it is getting smaller with voltage
  </p>
- ✓ It is not changing much in APD working range > 20 V for all structures and gain layers






expected foundry options: Structure1(GL1) and Structure2(GL3), but if GL varied still OK

First checkpoint passed -> gain?

21/11/2025 Hasan Shamas 12

## Results for transient simulation

#### To work without FE, we need gain ~30




Geometry of Structure 1 is at the limit of acceptance, but if real gain layer doping profile is closer to GL2 still OK

Structure 2 seems to be OK, even if GL varied, we can find the biasing which provides required gain

In all cases, we have sufficient gain for all particle track positions-> good efficiency for all tracks expected


#### Results for transient simulation

#### To work without FE, we need ~300mV for simple discriminator




In all cases, we have sufficient voltage for discriminator, except structire1(GL1) which is at limit for our expectation of GL-> not necessarily precise, so still would check it

## Results for transient simulation after neutron irradiation



Perugia model for traps: F. Moscatelli et al., IEEE Trans. Nucl. Sci. 64 (2017) 2259

Ongoing simulations, Preliminary results: Gain is OK for up to 1e15neq/cm2



Matrix 1

# Chip submission Q4/2025

33 PADS

- ✓ 2 chips of size ~2 X 5 mm
- √ in each chip 4 matrixes of 8x8 pixels of 15umx15um
- √ only internal part of matrix (4x4) read-out


#### 1<sup>st</sup> chip - Matrixes:


Matrix	Collection electrode	Gain layer	Circuit
1	Nwell, r=4um	GL1	AC+BUF
2	Nwell, r=4um	GL1	DC
3	Nwell, r=2.2um	GL3	DC
4	Nwell, r=2.2um	GL3	AC+BUF

#### 2<sup>nd</sup> chip -

- Matrix 1 and 2 but with n-implant under matrix
- Optional 3 and 4 with n-implant and some experimental circuits (from KEK)

Readout variants: DC and AC with buffer





Parasitic capacitance is > 1000 compared to APD Parasitic capacitance is comparable to APD



Use for depletion, leakage current study + laser pulse



Use for tests with particles

## **Conclusions & Future Work**

- 1. Feasibility of introduction of APD structures into MAPS technology is confirmed by TCAD simulations: gain >30, pitch 15um, standard CMOS process, bias voltage 30.. 50V
- 2. The simulations guided the design choices: optimal gain layer width and electrode configurations: two chips are designed ready for submission


#### **Next and ongoing steps:**

- Completion the study for radiation tolerance
- Development test system for measurements (current range from fA to uA)
- Test the structures which are fabricated within APICS and other (CASSIA) projects, comparison data with simulations
- Development the concept and design of next test chip with complete pixel circuitry, digital readout


# Backup Slides

# A Closer Look at Pixel Amplification Challenges

Amplifications in small (10 µm) pixels ?



Additional noise / thermal noise





Issues with shrinking pixel size:


Border conditions Uniformity over matrix

# **Laser Setup**

- ▶ Photons of ~ 1060 nm
- Central pixel biased
- P-well and sub set to 0V, only voltage applied through n-well to central pixel
- Cx amplifier (gain of 6.8 mV/fC), connected in series to central pixel only









21/11/2025 Hasan Shamas

# Simulating APICS-LGAD Structures: 15 µm Pixel Pitch, 18 µm Silicon Thickness (Round electrode)


Structure 1 GL1 Structure 2 GL3




# C-V curve with/without Gain Layer



# **Gain Layer width study**





#### Typical FE in MAPS

CBM Micro Vertex Detector, real example, MIMOSIS2 chip:

- 1. Sensor thickness: ~O (10um) -> sensor signal ~ 800 2000e and due to charge sharing we need to detect < 200 e signal
- 2. Input capacitance ~ 4 fF -> ~8 mV ~O (10mV) input should be detected
- 3. For input of discriminator we need ~300 mV, ~O (300mV)

FE voltage gain ~ 30

What if we would have 30 times more charge at the sensor?
We would no need FE at all (assuming input capacitance not changed much) ...

Avalanche diodes can be used to multiply number of charges at the sensing node Can we implement them in MAPS and what are the performances? ->

## APICS (Impact Amplification with CMOS pixel Sensor)

- 1. Simulate APD test structures, propose options for prototyping
- 2. Implement them in silicon, prepare for tests
- 3. Measure and compare with simulations: verify that we can match the required performances, make optimizations ...
- 4. Design complete pixel circuit with digital readout and characterize it in tests


#### Sensor requirements for trackers in future experiments/upgrades

	Spatial resolution, µm	Consumption, mW/cm <sup>2</sup>	Time resolution	Limit on FE power current, nA
ALICE3 tracker	10	20	100 ns	80
CBM Micro Vertex Detector	5	50	~25 ns	50
BELLE II VerteX Detector	15	50	~ 1 ns	450
LHCb Upstream Tracker	10	100	20 ns (1us)	400
FCCee VT/PID	10	20	1 ns / 100ps	80

# CMOS pixels (MAPS) used as sensor

- ✓ Low material budget (<1 % X0/layer)</p>
- ✓ High granularity, enabling excellent spatial resolution (<10 µm)
- √ Low fabrication cost, CMOS technology

Image of one pixel containing sensing element (Nwell diode) and CMOS circuit, FE and readout



#### **Assumptions:**

- ✓ Expected pitch = sqrt(12)\*resolution
- FE current is 50% of total current
- ✓ Power ~1.5V

Same current, but 3 orders of timing:
What technology for analogue front end?