

14th International “Hiroshima” Symposium on the
Development and Application of Semiconductor Tracking Detectors (HSTD14)
November 16-21, 2025
Academia Sinica, Taipei

Evaluation of Radiation-Tolerant Photodiodes for CMOS Image Sensors

Yuanfei Cheng, **Jianpeng Deng**, Changqing Feng, Pengxu Li, Tianyu Li,
Xinglong Li, Difei Liu, Zhiping Luo, Ping Yang, Hongbo Zhu✉



Medical

Space

Biology

Particle Physics
Nuclear Power Plant

Medical CT




Space Station




Mars Rover



Electron
Microscope



Particle Collider



Thermonuclear
Fusion Reactor



10rad

1krad

10krad

100krad

1Mrad

10Mrad

100Mrad

1Grad







Safe to humans




Commercial Camera

**Radiation-hardened CMOS Image Sensors
are critical for applications
where humans cannot safely go!**




- ◆ Photon-to-Charge, Charge-to-Voltage Conversion
- ◆ Signal Readout
- ◆ Analog-to-Digital Conversion
- ◆ Data Processing and Transmission

Dynamic Range: Ratio of the maximum to the minimum measurable light intensities




$$DR = 20\log\left(\frac{\text{Maximum Signal}}{\text{Noise Floor}}\right)$$

$$= 20\log\left(\frac{\text{Maximum Swing}}{\sqrt{\sigma_{\text{readout}}^2 + \sigma_{\text{darkCurrent}}^2}}\right)$$




Pre rad




100 Mrad (SiO2)


PD Degradation
Caused by TID^[3]



- ◆ Total Ionizing Dose **Inducing high dark current!**
- ◆ Displacement Damage Effects
- ◆ Single Event Effects



Silicon Wafer



Full-sized sensor




Photo of the passive arrays (2.5 mm × 8 mm)

RadHard sensor fabricated with a 180 nm CIS process, include:

- Two 1280×720 full-sized sensor designs


See Pengxu Li's talk

- Six 256×256 test pixel arrays


- **Passive photodiode arrays**

Main focus of today's talk

Several PD structures are inspired by the pioneering work^[2-8] of V. Goiffon et al.



Active pixel



Passive pixel (10 μm $\times$ 10 μm)







Photo of the passive arrays (2.5 mm $\times$ 8 mm)

- Designed dedicated passive photodiode arrays for **direct assessment of the induced dark current** after being exposed to different TID radiation levels
- Each individual photodiode array consisting of **1024 (32 $\times$ 32)** pixels, they are read out in parallel



Background bias current

- Dark current measured with bare chips using a probe station and also with chips wire-bonded to PCB with low leakage design; consistent results obtained for chips before irradiation
- Measurements repeated for bonded chips (powered off) after irradiation with **X-ray** machine up to **100 Mrad (SiO₂)**
- Subsequent measurements **normalized by 10²⁴** to represent the dark current of single photodiode



*STI = Shallow Trench Isolation

*PMD = Pre-Metal Dielectric

+: Oxide Positive Trapped Charge (N_{ot})

x: Interface Trap (N_{it})

Increases with TID

Surface as the dominant source of dark current, explained by the **SRH mechanism**^[1-2]:

$$I_{dark} \approx K \times N_{it} \times A_{dep} \times \exp(E^{\alpha}) \times T^3 \exp\left(\frac{-E_g}{kT}\right)$$



Constant ← K

Interface trap density in SiO₂/Si:
Replace it!


Depleted interface area:
Reduce it!

Electric field enhancement factor:
Avoid it!




T dependence:
≈ 2x increase per 8°C




0 ~ 0.1Mrad
 $DC \propto N_{it}$






0.1 ~ 5Mrad
 $DC \propto N_{it} \times A_{dep}$




5 ~ 100Mrad
Trap density approaches saturation;
STI (N_{ot}) may lead to Pwell inversion
and short-circuit






- **Replace** the Oxide in the depleted interface from STI to PMD
- The interface of PMD as dirty as the STI
- High E-field between the Nwell and surface Pwell






Surrounding Nwell by a P+ Ring



- Reduce the A_{dep} by P+ ring to prevent the depletion region from extending
- High E-field between the Nwell and surface P+







- Gate oxide: a much high purity oxide compared with STI and PMD
- The addition of a pure gate fully covers the depleted interface area A_{dep} , resulting in a significantly reduced N_{it} and little N_{ot}


**A highly effective radiation-tolerant
Photodiode at 100 Mrad**

"U-Shaped" DC-V_g Curve




Gate = -2V

Trap assisted tunneling due to the band bending called **GIDL** (gate-induced drain leakage)




Gate = 2V




Enhancement of the **trap assisted generation** due to the high electric field region.




Replacing P+ with N+



- Consistent trend across three gate structures: dark current maintaining a value around **10 fA** up to **100 Mrad**
- dark current of the Gate_N+ remains stable under positive gate bias at high TID level






Mitigation of High E-Field




Gate_N+ PD



Gate_P+ PD







100 Mrad Experimental data







TCAD Simulation

- The Gate_N+ PD structure capable of **suppressing local high E-fields** during positive gate bias
- Key optimization of "d": avoid premature P-well inversion



- The Self-aligned structure **ensures gate oxide coverage** of the surface depletion region (standard process), but at the cost of an enhanced electric field



- Self-Aligned Gated PDs with still higher dark current than Manual Overlap at optimal operating voltage


- Evaluation of different Radiation-Tolerant Photodiodes:
Gate > Gate-SA > Surround P+ > Recessed STI = Standard
- Gate_N+ Photodiode demonstrates the highest radiation tolerance (~10 fA at 100 Mrad) and remains stable under positive gate bias
- Future plan:
 - Perform irradiation testing up to 1 Grad (SiO₂)
 - Extract the oxide charge and interface state densities at different dose levels, and establish a reliable model to assist future designs

- [1]K. D. Stefanov, *CMOS Image Sensors*: IOP Publishing, 2022. doi: [10.1088/978-0-7503-3235-4](https://doi.org/10.1088/978-0-7503-3235-4).
- [2]V. Goiffon, “Part III – Hardening Techniques for Image Sensors,” 2021 NSREC Short Course, 2021.
- [3]V. Goiffon, P. Cervantes, C. Virmontois, F. Corbiere, P. Magnan, and M. Estribeau, “Generic Radiation Hardened Photodiode Layouts for Deep Submicron CMOS Image Sensor Processes,” *IEEE Transactions on Nuclear Science*, vol. 58, no. 6, pp. 3076–3084, Dec. 2011, doi: [10.1109/TNS.2011.2171502](https://doi.org/10.1109/TNS.2011.2171502).
- [4]V. Goiffon *et al.*, “Multi-MGy Radiation Hard CMOS Image Sensor: Design, Characterization and X/Gamma Rays Total Ionizing Dose Tests,” *IEEE Trans. Nucl. Sci.*, vol. 62, no. 6, pp. 2956–2964, Dec. 2015, doi: [10.1109/TNS.2015.2490479](https://doi.org/10.1109/TNS.2015.2490479).
- [5]V. Goiffon *et al.*, “Radiation Hardening of Digital Color CMOS Camera-on-a-Chip Building Blocks for Multi-MGy Total Ionizing Dose Environments,” *IEEE Transactions on Nuclear Science*, vol. 64, no. 1, pp. 45–53, Jan. 2017, doi: [10.1109/TNS.2016.2636566](https://doi.org/10.1109/TNS.2016.2636566).
- [6]O. Marcelot, V. Goiffon, S. Rizzolo, F. Pace, and P. Magnan, “Dark Current Sharing and Cancellation Mechanisms in CMOS Image Sensors Analyzed by TCAD Simulations,” *IEEE Transactions on Electron Devices*, vol. 64, no. 12, pp. 4985–4991, Dec. 2017, doi: [10.1109/TED.2017.2762433](https://doi.org/10.1109/TED.2017.2762433).
- [7]V. Goiffon *et al.*, “Total Ionizing Dose Effects on a Radiation-Hardened CMOS Image Sensor Demonstrator for ITER Remote Handling,” *IEEE Transactions on Nuclear Science*, vol. 65, no. 1, pp. 101–110, Jan. 2018, doi: [10.1109/TNS.2017.2765481](https://doi.org/10.1109/TNS.2017.2765481).
- [8]S. Rizzolo *et al.*, “Radiation Hardness Comparison of CMOS Image Sensor Technologies at High Total Ionizing Dose Levels,” *IEEE Transactions on Nuclear Science*, vol. 66, no. 1, pp. 111–119, Jan. 2019, doi: [10.1109/TNS.2018.2884037](https://doi.org/10.1109/TNS.2018.2884037).




Back up

Gate = 0V



At the optimum Gate voltage



Gate > Gate-SA > Surround P+ > Recessed STI = Standard